

FIG. 2


Value		Representation	
0 to 4N-1	(0x0 - 0x17FF)	Input port # for the matrix	
4N	(0x1800)	UNEQ-P	
4N+1	(0x1801)	AIS-P	

FIG. 3

OUT[][]
Switch Matrix Unit #1
Switch Matrix Unit #2
Switch Matrix Unit #3
Switch Matrix Unit #4
Switch Matrix Unit #5
Switch Matrix Unit #6

0	1	2	•••	2N-1
0	0	0	•••	0
0	0	0	•••	0
0	0	0		0
0	0	0	•••	0
0	0	0	•••	0
0	0	0	•••	0

FIG. 4






FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10

Switch Matrix Unit #5 Output	Switch Matrix Unit #6 Output
Preferred: $1A \rightarrow 3A \rightarrow 5$	Preferred: $1A \rightarrow 3B \rightarrow 6$
	Alternative: $1B \rightarrow 4A \rightarrow 6$
Alternative: $1B \rightarrow 4B \rightarrow 5$	Preferred: $1B \rightarrow 4A \rightarrow 6$
	Alternative: $1A \rightarrow 3B \rightarrow 6$
Preferred: $2A \rightarrow 4B \rightarrow 5$	Preferred: $2A \rightarrow 4A \rightarrow 6$
	Alternative: $2B \rightarrow 3B \rightarrow 6$
Alternative: $2B \rightarrow 3A \rightarrow 5$	Preferred: $2B \rightarrow 3B \rightarrow 6$
	Alternative: $2A \rightarrow 4A \rightarrow 6$
	Preferred: $1A \rightarrow 3A \rightarrow 5$ Alternative: $1B \rightarrow 4B \rightarrow 5$ Preferred: $2A \rightarrow 4B \rightarrow 5$

FIG. 11

Type of connection	Preferred Path	Alternative Path
Switch Matrix Unit #1 to Switch Matrix Unit #5	$1A \rightarrow 3A \rightarrow 5$	$1B \to 4B \to 5$
Switch Matrix Unit #1 to Switch Matrix Unit #6	$1B \rightarrow 4A \rightarrow 6$	$1A \rightarrow 3B \rightarrow 6$
Switch Matrix Unit #2 to Switch Matrix Unit #5	$2A \rightarrow 4B \rightarrow 5$	$2B \rightarrow 3A \rightarrow 5$
Switch Matrix Unit #2 to Switch Matrix Unit #6	$2B \rightarrow 3B \rightarrow 6$	$2A \rightarrow 4A \rightarrow 6$

FIG. 12




FIG. 13

	Input goes to Switch Matrix Unit #5	Input goes to Switch Matrix Unit #6	Input Captured on Same Switch Matrix Unit	Input Captured on Other Switch Matrix Unit
Input Port # 0	X			
Input Port # 1		х		
Input Port # 2	х	x	x	
•	•	•	•	•
•	•	•	•	•
•	•	•	•	•
Input Port # 4N-3		х		
Input Port # 4N-2	X			
Input Port # 4N-1	X	х		х

FIG. 14